

"DELAY TIME ESTIMATION METHOD AND RECORDING MEDIUM STORING ESTIMATION PROGRAM"

	1980	1981	1982	1983	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100	2101	2102	2103	2104	2105	2106	2107	2108	2109	2110	2111	2112	2113	2114	2115	2116	2117	2118	2119	2120	2121	2122	2123	2124	2125	2126	2127	2128	2129	2130	2131	2132	2133	2134	2135	2136	2137	2138	2139	2140	2141	2142	2143	2144	2145	2146	2147	2148	2149	2150	2151	2152	2153	2154	2155	2156	2157	2158	2159	2160	2161	2162	2163	2164	2165	2166	2167	2168	2169	2170	2171	2172	2173	2174	2175	2176	2177	2178	2179	2180	2181	2182	2183	2184	2185	2186	2187	2188	2189	2190	2191	2192	2193	2194	2195	2196	2197	2198	2199	2200	2201	2202	2203	2204	2205	2206	2207	2208	2209	2210	2211	2212	2213	2214	2215	2216	2217	2218	2219	2220	2221	2222	2223	2224	2225	2226	2227	2228	2229	2230	2231	2232	2233	2234	2235	2236	2237	2238	2239	2240	2241	2242	2243	2244	2245	2246	2247	2248	2249	2250	2251	2252	2253	2254	2255	2256	2257	2258	2259	2260	2261	2262	2263	2264	2265	2266	2267	2268	2269	2270	2271	2272	2273	2274	2275	2276	2277	2278	2279	2280	2281	2282	2283	2284	2285	2286	2287	2288	2289	2290	2291	2292	2293	2294	2295	2296	2297	2298	2299	2300	2301	2302	2303	2304	2305	2306	2307	2308	2309	2310	2311	2312	2313	2314	2315	2316	2317	2318	2319	2320	2321	2322	2323	2324	2325	2326	2327	2328	2329	2330	2331	2332	2333	2334	2335	2336	2337	2338	2339	2340	2341	2342	2343	2344	2345	2346	2347	2348	2349	2350	2351	2352	2353	2354	2355	2356	2357	2358	2359	2360	2361	2362	2363	2364	2365	2366	2367	2368	2369	2370	2371	2372	2373	2374	2375	2376	2377	2378	2379	2380	2381	2382	2383	2384	2385	2386	2387	2388	2389	2390	2391	2392	2393	2394	2395	2396	2397	2398	2399	2400	2401	2402	2403	2404	2405	2406	2407	2408	2409	2410	2411	2412	2413	2414	2415	2416	2417	2418	2419	2420	2421	2422	2423	2424	2425	2426	2427	2428	2429	2430	2431	2432	2
--	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	---

TITLE OF THE INVENTION

DELAY TIME ESTIMATION METHOD AND  
RECORDING MEDIUM STORING ESTIMATION PROGRAM

5 BACKGROUND OF THE INVENTION

## 1. Field of the Invention

The present invention generally relates to delay time estimation methods for estimating a delay time in a logic circuit composed of transistors and to recording mediums in which a computer program for executing a delay time estimation method is stored. More particularly, the present invention relates to a delay time estimation method and a recording medium storing an estimation program with which efficient and precise estimation of delay time is possible.

## 2. Description of the Related Art

The necessity for accurate signal analysis in a logic circuit is growing for designers of high-speed large-scale LSIs. Signal delay is one of the most important parameters because it is important for an LSI designer to know a timing margin in order to determine whether an LSI can operate properly. Methods for modeling and estimating time delay have been proposed.

Figs. 9 through 11 show a processing flow for delay time estimation according to the related art. Referring to Fig. 9, the related-art delay estimation includes extraction of information relating to connection of the target circuit from a

layout. The extracted circuit is modeled as a series comprising inverters (INV) 101 and 102 connected via a wire 103. Based on this circuit connection information, circuit configuration information in which a load is modeled by an RC component is produced, as shown in Fig. 10. A source model 106 corresponding to the inverter 101 is modeled by a combination of a power source 104 and resistance 105. A load component 108 comprises an RC distributed constant circuit 107 corresponding to the wire 103, and input pin capacitance  $C_g$  corresponding to the inverter 102, the RC distributed constant circuit 107 and the capacitance  $C_g$  being determined so that the admittance downstream from an output terminal of the gate provides a match with a third-order approximation.

The resistance and capacitance constituting the load component 108 is approximated by a finite number of RC components. The input capacitance of the RC distributed constant circuit 107 is modeled by capacitance  $C_2$ . The combined output capacitance of the RC distributed constant circuit 107 and input pin capacitance  $C_g$  of the inverter 102 is modeled by capacitance  $C_1$ . The capacitance  $C_1$ , capacitance  $C_2$  and resistance  $R$  of the RC distributed constant circuit 107 form a  $\pi$ -load model 109 as shown in Fig. 11.

The  $\pi$ -load model, formed by two  $C$  components and one  $R$  component, is constructed such

that, for any type of source model 106, a voltage waveform, occurring at the output terminal of the gate when the circuit of Fig. 10 is established, is approximated by a voltage waveform obtained as a  
 5 result of analyzing the circuit of Fig. 11.

The approximation described above is disclosed in Peter R. O'Brien and Thomas L. Savarino, *Modeling the Driving-Point Characteristic of Resistive Interconnect for Accurate Delay*  
 10 *Estimation*, Proc. IEEE International Conference on Computer-Aided Design, 1989. Admittance  $Y(s)$  looking downstream from the gate output terminal is estimated (Fig. 3, equations (19)-(32)). The admittance  $Y(s)$  thus obtained is used to estimate  $R$ ,  
 15  $C_1$  and  $C_2$  (equations (14)-(16)).

The load model 109 is then connected to the source model 106 so as to estimate a delay time through response analysis. The voltage level of the power source 104 and the resistance 105 have  
 20 respective values determined by modeling conditions. The method of computing the voltage level and resistance is described in details in Florentin Dartu, Noel Menezes, Jessica Qian, and Lawrence T. Pillage, *A Gate-Delay Model for High-Speed CMOS*  
 25 *Circuits*, Proc. 31<sup>st</sup> ACM/IEEE Design Automation Conference, 1994, so that a detailed description is omitted.

A description will now be given of the operation according to the related art.

30 Fig. 12 shows a construction of the

inverter 101 comprising a PMOS transistor and an NMOS transistor. In a rising transition at the output terminal Y, as the potential at the input terminal A goes from a low level (L) to a high level (H), the PMOS transistor P1 makes a transition from an OFF state to an ON state so as to charge an output load. When an increase in the potential between the source and drain of the PMOS transistor P1 is relatively smaller than the magnitude of change in the gate potential, a transition from a region, characterized by an increase in a current with time, to another region characterized by a rapid exponential decrease in the current occurs (see pattern 2 of Fig. 5).

Referring to Fig. 13, in the related-art source model 106, an internal voltage source  $E(t)$ , whose voltage level shows a linear variation between 0 and  $V_{dd}$  in a time  $\Delta t$ , is used to represent the transition described above.

According to the related art, the  $\pi$ -load model 109 shown in Fig. 11 subject to delay estimation is approximated by a purely capacitive load model as shown in Fig. 14 providing an equivalent response. In this case, equivalent capacitance is determined by considering the shielding effect provided by the resistance R constituting the  $\pi$ -load model 109. A delay time is determined by searching a table listing delay time along with gradients of predetermined input waveforms and output load capacitance. The table is

searched so that a delay time that matches the modeling condition is determined by interpolation.

The related-art delay time estimation has a disadvantage in that it is not adapted for another possible transition pattern (pattern 1 of Fig. 5) in which there is a transition from a first region, characterized by an increase in current with time, to a second region, characterized by a gradual decrease in current, and then to a third region, characterized by an exponential decrease. The related-art internal power source model  $E(t)$  as shown in Fig. 13, characterized by a linear variation between 0 and  $V_{dd}$  in a time  $\Delta t$ , fails to represent a saturation region in which the current gradually decreases (region 2 of Fig. 5). Therefore, the related-art method fails to provide delay time estimation that matches the operating characteristic of transistors.

Another disadvantage of the related art is that there is a need for a library of two-dimensional delay tables listing gradients of input waveforms and output load capacitance, thus making it necessary to store a large volume of data. Interpolation errors are incurred as a result of using the tables. If the  $\pi$ -load model is to be used instead of the purely capacitive model, the dimension of the table increases so that the volume of data is increased, thereby rendering its implementation impossible. The practice of conversion into equivalent capacitance, performed

in this background, generates errors.

#### SUMMARY OF THE INVENTION

Accordingly, a general object of the  
5 present invention is to provide a delay time  
estimation method and a recording medium storing an  
estimation program in which the aforementioned  
disadvantages are eliminated.

Another and more specific object of the  
10 present invention is provide a precise delay time  
estimation method and a recording medium storing an  
estimation program in which a saturation region,  
characterized by a gradual decrease in current, is  
represented so that delay time estimation that  
15 matches the transistor characteristic.

The aforementioned objects can be  
achieved by a delay time estimation method for  
estimating a delay time in a logic circuit that  
includes a MOS transistor, comprising the steps of:  
20 modeling the MOS transistor by a resistive element  
having fixed resistance and a power source voltage  
that varies with time; and segmenting an operating  
characteristic of the MOS transistor thus modeled  
into a first region in which a current increases as  
25 a gate potential varies, a second region  
corresponding to a saturation region of the MOS  
transistor in which region the current gradually  
decreases as the gate potential remains constant,  
and a third region corresponding to a linearity  
30 region of the MOS transistor in which region the

current decreases as the gate potential remains constant.

The delay time estimation method may be adapted for a circuit in which a plurality of logic circuits that includes MOS transistors and comprise the steps of: segmenting an operating characteristic of last-stage MOS transistor constituting a logic circuit of a last stage into a first region in which a current increases as a gate potential varies, a second region corresponding to a saturation region of the last-stage MOS transistor in which region the current gradually decreases as a gate potential remains constant and a third region corresponding to a linearity region of the last-stage MOS transistor in which region the current decreases as the gate potential remains constant.

$E = R_s \times i(t) + v(t)$  may hold for  $t = \Delta t_1$  and  $t = \Delta t_1 + \Delta t_2$ , where  $E$  denotes the power source voltage,  $R_s$  denotes resistance of a model of the power source,  $i(t)$  denotes a charge current of a load model,  $v(t)$  denotes a charge voltage of the load model, and wherein  $V_1$ ,  $\Delta t_1$  and  $\Delta t_2$  are determined based on a fact that values of  $E - v(t)$  and  $i(t)$  reside on an  $I_{ds} - V_{ds}$  characteristic curve at a given gate potential, where  $I_{ds}$  denotes a drain-source current and  $V_{ds}$  denotes a drain-source voltage, and where  $V_1$  denotes a voltage at a boundary between the first region and the second region,  $\Delta t_1$  denotes a time required to arrive at



the boundary, and  $\Delta t_2$  denotes time required to reach the power source voltage via the second region.

The delay time estimation method may  
5 employ a delay library including function  
information for specifying polygonal lines that  
provide a model of an  $I_{ds}$ - $V_{ds}$  characteristic at a  
given potential and also including function  
information related to a slew rate specifying a  
10 fixed delay.

The aforementioned objects can also be  
achieved by a recording medium storing a computer  
program that executes a delay time computation  
method.

15

#### BRIEF DESCRIPTION OF THE DRAWINGS

Other objects and further features of  
the present invention will be apparent from the  
following detailed description when read in  
20 conjunction with the accompanying drawings, in  
which:

Fig. 1 illustrates extraction of circuit  
connection information according to a first  
embodiment of the present invention;

25 Fig. 2 illustrates generation of circuit  
configuration information;

Fig. 3 illustrates generation of load  
model;

Fig. 4 is a graph showing variation of  
30 power source voltage with time;

Fig. 5 is a graph showing patterns of waveform of a current;

Fig. 6 is a  $I_{ds}$ - $V_{ds}$  characteristic graph according to the  $E(t)$  model of the present invention;

Fig. 7 is an illustration of an operating point;

Fig. 8 illustrates delay time estimation in multiple-stage cells;

Fig. 9 illustrates extraction of circuit connection information according to the related art;

Fig. 10 illustrates generation of circuit configuration information according to the related art;

Fig. 11 illustrates generation of load model according to the related art;

Fig. 12 illustrates logic paths of a two-input inverter circuit comprising two transistors;

Fig. 13 is a graph showing variation of power source voltage with time according to the related art; and

Fig. 14 is a purely capacitive approximation of a  $\pi$ -load model subject to delay time estimation.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

##### First Embodiment

Figs. 1 through 3 show a processing flow

for delay time estimation according to a first embodiment of the present invention. Fig. 1 shows extraction of circuit connection information comprising inverters 1 and 2 connected via a wire 3. Each of the inverters 1 and 2 is comprised of a PMOS transistor and a NMOS transistor (see Fig. 12). Circuit configuration information as shown in Fig. 2 is then generated. A source model 6 corresponding to the inverter 1 is modeled by a combination of a power source 4 and resistance 5. A load component 8 comprises a RC distributed constant circuit 7 corresponding to the wire 3, and input pin capacitance  $C_g$  corresponding to the inverter 2.

The input capacitance of the RC distributed constant circuit 7 of the load component 8 is modeled by capacitance  $C_2$ . The combined output capacitance of the RC distributed constant circuit 7 and input pin capacitance  $C_g$  is modeled by capacitance  $C_1$ . The capacitance  $C_1$ , capacitance  $C_2$  and resistance  $R$  of the RC distributed constant circuit 7 form a  $\pi$ -load model 9 as shown in Fig. 3. The description so far corresponds to the description of the related art with reference to Figs. 9 through 11.

The present invention introduces a model of a power source  $E$ , referred to hereinafter as an  $E(t)$  model, to represent the source model 6. In the  $E(t)$  model, time-dependence of the source resistor of the transistor is represented. As shown in Fig. 4, a power source voltage waveform is represented

using polygonal lines. The voltage varies from 0 to  $V_1$  in a time  $\Delta t_1$  and varies from  $V_1$  to  $V_{dd}$  in a time  $\Delta t_2$ .

The  $E(t)$  model according to the invention is designed to produce an appropriate match with a current flowing from an output pin of a gate to a load. Therefore, the current waveform is considered in determining the configuration of  $E(t)$ . As shown in Fig. 5, two patterns of current waveforms could occur depending on the driving capability of the cell and the magnitude of the load. In a first pattern, the current makes a transition from region 1 in which the current increases with time, to region 2 in which the current gradually decreases and finally to region 3 in which the current decreases exponentially. In a second pattern, the current makes a transition from region 1 in which the current increases with time to region 3 in which the current rapidly decreases exponentially.

A consideration is given of the waveform of the  $E(t)$  model adapted for the current characteristic described above. Region 3 is a linearity region in which the current determined by the time constant of the circuit flows. Therefore,  $E(t)=V_{dd}$  is applicable to region 3. As a consequence of this,  $E(t)$  functions of different waveforms should be applied to regions 1 and 2 respectively. The  $E(t)$  function for region 1 differs from that of region 2 with respect to

variation with time. However, both  $E(t)$  functions for regions 1 and 2 show continuity at points corresponding to respective bounds of regions 1 and 2. As shown in Fig. 4, in the first embodiment, straight lines with different gradients are used to represent respective functions for respective regions to facilitate the ease of computation.

The time at which  $E(t)$  starts to rise does not always match a point of time  $t=0$ . The delay between the point of time  $t=0$  and the time at which  $E(t)$  starts to rise is defined as a fixed delay  $t_0$ . The waveform of  $E(t)$  is expressed as a polygonal line showing that the voltage increases to  $E_1$  for a first period of time  $\Delta t_1$  after an elapse of the fixed delay  $t_0$ . In a subsequent period of time  $\Delta t_2$ , the voltage increases to  $V_{dd}$ .  $t_0$ ,  $\Delta t_1$ ,  $V_1$ ,  $\Delta t_2$  indicate parameters that describe the circuit response.

The present invention introduces the use of a delay library. The delay library is constructed by function information  $\Delta t_1$ ,  $V_1$ ,  $\Delta t_2$  specifying the  $I_{ds}$ - $V_{ds}$  polygonal line at a given gate potential and by function information  $T_{slew}$ ,  $T_{slew}$  being an input slew rate that specifies the fixed delay  $t_0$ , and given as a pre-extracted delay parameter. A large volume of data for the delay table according to the related art is not necessary. The fixed delay  $t_0$  is given as a function of  $T_{slew}$ .  $T_{slew}$  may be defined as a time that elapses before the input waveform completes its transition to 0 or

Vdd. For example, the fixed delay  $t_0$  is approximated by, for example, an equation  $t_0(Tslew)=K_{10}+K_{20}*Tslew^\alpha$ . In this case, the function information of the input slew rate specifying the fixed delay and stored in the delay library includes  $K_{10}$ ,  $K_{20}$  and  $\alpha$ .

In pattern 2, region 2 is absent. In this case, the waveform of  $E(t)$  adapted for transition from region 1 to region 3 is given assuming that  $\Delta t_2=0$  and  $V_1=E$ .

Using the waveform of  $E(t)$  shown in Fig. 4, the gate output  $v_2(t)$  of the model at a rising edge of the waveform is defined by the following equations.

First, under the following definition of  $z$ ,  $p_1$ ,  $p_2$  denoting poles of a transfer function,

$$\begin{cases} z = \frac{1}{RC_1} + \frac{1}{RC_2} \\ p_1, p_2 = \frac{1}{2} \left( \left( \frac{1}{RC_1} + \frac{1}{RC_2} + \frac{1}{R_s C_2} \right) \pm \sqrt{\left( \frac{1}{RC_1} + \frac{1}{RC_2} + \frac{1}{R_s C_2} \right)^2 - \frac{4}{R R_s C_1 C_2}} \right) \end{cases} \quad (1)$$

functions  $f(t, \Delta t, V)$  and  $a(t, V)$  are defined as follows:

$$\begin{cases} f(t, \Delta t, V) = \left( t - \frac{z}{p_1 p_2} + \frac{p_1 - z}{p_1(p_1 - p_2)} \exp(-p_1 t) - \frac{p_2 - z}{p_2(p_1 - p_2)} \exp(-p_2 t) \right) \frac{V}{\Delta t} \\ a(t, V) = \left( 1 - \frac{p_1 - z}{p_1 - p_2} \exp(-p_1 t) + \frac{p_1 - z}{p_1 - p_2} \exp(-p_2 t) \right) V \end{cases} \quad (2)$$

Then, a model waveform description of  $v_2(t)$  will now be defined more specifically in the following.

<Case 1>  $\Delta t_1 = 0$

$v_2(t)$

$$= \begin{cases} 0 & (0 \leq t \leq t_0) \\ a(t - t_0, V_1) + f(t - t_0, \Delta t_2, E - V_1) & (t_0 < t \leq t_0 + \Delta t_2) \\ a(t - t_0, V_1) + f(t - t_0, \Delta t_2, E - V_1) - f(t - t_0 - \Delta t_2, \Delta t_2, E - V_1) & (t > t_0 + \Delta t_2) \end{cases} \quad (3)$$

<Case 2>  $\Delta t_2 = 0$

$$v_2(t) = \begin{cases} 0 & (0 \leq t \leq t_0) \\ f(t - t_0, \Delta t_1, E) & (t_0 \leq t \leq t_0 + \Delta t_1) \\ f(t - t_0, \Delta t_1, E) - f(t - t_0 - \Delta t_1, \Delta t_1, E) & (t > t_0 + \Delta t_1) \end{cases} \quad (4)$$

5 <Case 3>  $\Delta t_1, \Delta t_2 \neq 0$

$v_2(t) =$

$$\begin{cases} 0 & (0 \leq t \leq t_0) \\ f(t - t_0, \Delta t_1, V_1) & (t_0 \leq t \leq t_0 + \Delta t_1) \\ f(t - t_0, \Delta t_1, V_1) - f(t - t_0 - \Delta t_1, \Delta t_1, V_1) & (t_0 + \Delta t_1 < t \leq t_0 + \Delta t_1 + \Delta t_2) \\ \quad + f(t - t_0 - \Delta t_1, \Delta t_2, E - V_1) & \\ f(t - t_0, \Delta t_1, V_1) - f(t - t_0 - \Delta t_1, \Delta t_1, V_1) & (t > t_0 + \Delta t_1 + \Delta t_2) \\ \quad + f(t - t_0 - \Delta t_1, \Delta t_2, E - V_1) - f(t - t_0 - \Delta t_1 - \Delta t_2, \Delta t_2, E - V_1) & \end{cases} \quad (5)$$

A description will now be given of determination of the function information  $\Delta t_1, V_1$  and  $\Delta t_2$  that specify the polygonal lines of  $I_{ds}$ - $V_{ds}$  characteristic. Referring Fig. 5 showing transitions of the operating point of the transistor, three types of transitions, i.e., transition from region 1 to region 2, transition from region 1 to region 3 and transition from region 2 to region 3 are bounded by respective

turning points. All of the three turning points reside on the  $I_{ds}$ - $V_{ds}$  characteristic where  $V_{gs}=V_{dd}$ . This means that the turning points can be defined when the  $I_{ds}$ - $V_{ds}$  characteristic where  $V_{gs}=V_{dd}$  is available. Region 3 corresponds to the linearity region of the MOS transistor, where charging and discharging occurs via a fixed resistance  $R_s$ , as required by the model. Therefore, the  $I_{ds}$ - $V_{ds}$  characteristic of region 3 should be described under the condition  $I_{ds}=V_{ds}/R_s$ . Region 2 corresponds to the saturation region of the MOS transistor and described as a region where the current gradually decreases. In order to describe these features, the  $I_{ds}$ - $V_{ds}$  characteristic where  $V_{gs}=V_{dd}$  is represented as shown in Fig. 6, using  $R_s$ ,  $I_0$  and  $I_1$ . In this model, the region where  $V_{ds} \leq R_s I_1$  is defined as the linearity region, and the region where  $V_{ds} > R_s I_1$  is defined as the saturation region. By defining the saturation current  $I_0$  when  $V_{ds}=V_{dd}$  separately, the characteristic where the current gradually decreases as  $V_{ds}$  decreases ( $V_2$  increases) in the saturation region is depicted.

In determining  $\Delta t_1$ ,  $V_1$  and  $\Delta t_2$ ,  $R_s$ ,  $I_0$  and  $I_1$  are given as pre-extracted parameters.

#### 1. Determination of $\Delta t_1$

First,  $\Delta t_1$  is determined. In determining  $\Delta t_1$ , it is assumed that the transistor operates according to pattern 2. From the  $E(t)$  model circuit diagram shown in Fig. 3, it is known that



$$E(t) = v_2(t) + Rsi(t) \quad (6)$$

Since we are assuming that pattern 2 takes place,  
5 transition occurs from region 1 to region 3. At a  
turning point  $t = t_0 + \Delta t_1$ ,  $E(t_0 + \Delta t_1) = E$  so that

$$v_2(t_0 + \Delta t_1) + Rsi(t_0 + \Delta t_1) = E \quad (7)$$

10 Since it is assumed that the transistor operates  
according to pattern 2,  $\Delta t_2 = 0$  so that equation (4)  
is used

$$v_2(t_0 + \Delta t_1) = \left\{ \Delta t_1 \frac{z}{p_1 p_2} + \frac{p_1 - z}{p_1(p_1 - p_2)} \exp(-p_1 \Delta t_1) - \frac{p_2 - z}{p_2(p_1 - p_2)} \exp(-p_2 \Delta t_1) \right\} \frac{E}{\Delta t_1} \quad (8)$$

Where  $i(t + \Delta t_1)$  is a current in the saturation  
15 region.

(1) According to the simplest transistor model,  
 $i \propto (V_{gs} - V_{th})^2$ . Approximating  $V_{gs}$  by a linear  
equation,  $i \propto t^2$ .

(2) If we consider the fixed delay,  $i = 0$  at  $t = t_0$ .

20 (3) Using the linear equation approximation,  
 $V_{gs} = V_{dd}$  at  $t = T_{slew}$ , resulting in the  $I_{ds} - V_{ds}$   
characteristic of Fig. 6. The current at  $t = T_{slew}$  is  
equal to the current  $I_1$  at the boundary of the  
linearity region and the saturation region where  
25  $V_{gs} = V_{dd}$ . Therefore,  $i = I_1$  at  $t = T_{slew}$ . The equation  
that satisfies this condition is given by

$$i(t) = I_1 \left( \frac{t - t_0}{T_{\text{slew}} - t_0} \right)^2 \quad (9)$$

Equation (9) is used for  $i(t_0 + \Delta t_1)$ .

Substituting these equations into (7), we obtain

$$\left( -\frac{z}{P_1 P_2} + \frac{P_1 - z}{P_1(P_1 - P_2)} \exp(-P_1 \Delta t_1) - \frac{P_2 - z}{P_2(P_1 - P_2)} \exp(-P_2 \Delta t_1) \right) E + R_s I_1 \frac{\Delta t_1^3}{(T_{\text{slew}} - t_0)^2} = 0 \quad (10)$$

5 This equation has a solution at  $\Delta t_1$ .

When the solution to equation (1) is  $\Delta t_1 > T_{\text{slew}} - t_0$ ,  $i(t_0 + \Delta t_1) > I_1$  so that there is digression from the  $I_{\text{ds}} - V_{\text{ds}}$  characteristic of Fig. 6 since the boundary between region 1 and region 3 must reside on a straight line defining the gradient determined by  $R_s$ . The reason for this is that the initial assumption that pattern 2 is the operation pattern failed as a result of transition from region 1 to region 2. In this case, we should proceed assuming that the transistor operates according to pattern 1. In pattern 1, the boundary between region 1 and region 2 is at  $t = t_0 + \Delta t_1$  where  $V_{\text{gs}} = E$ . Using the same linear equation for  $V_{\text{gs}}$ , the time is given by  $t = T_{\text{slew}}$  so that  $\Delta t_1 = T_{\text{slew}} - t_0$ .

20 In an exceptional case, it may be that  $T_{\text{slew}} - t_0 \leq 0$ . This is considered as a situation where it takes the current to take time before being output and where  $V_{\text{gs}} = E$  already when the output current starts flowing. According to the model, instant transition to the  $I_{\text{ds}} - V_{\text{ds}}$  where  $V_{\text{gs}} = V_{\text{dd}}$  occurs. Therefore, a model results in which region

1 is absent so that the operation starts in region 2 ( $\Delta t_1=0$ ).

Summarizing the above discussion,  $\Delta t_1$  is determined depending on the respective conditions as described below.

(1) Case 1:  $T_{slew}-t_0 \leq 0$

$$\Delta t_1=0$$

(2) Case 2:  $0 < \Delta t_1 \leq T_{slew}-t_0$

$\Delta t_1$  satisfies the following equation

$$\left\{ -\frac{z}{P_1 P_2} + \frac{P_1 - z}{P_1(P_1 - P_2)} \exp(-P_1 \Delta t_1) - \frac{P_2 - z}{P_2(P_1 - P_2)} \exp(-P_2 \Delta t_1) \right\} E + R_s I_1 \frac{\Delta t_1^3}{(T_{slew}-t_0)^2} = 0 \quad (11)$$

(3) Case 3: when the solution to equation (11) is  $\Delta t_1 > T_{slew}-t_0$

$$\Delta t_1 = T_{slew}-t_0$$

2. Determination of  $V_1$

The following relationship holds for  $V_1$ .

$$V_2(t_0 + \Delta t_1) + R_s i(t_0 + \Delta t_1) = V_1 \quad (12)$$

$V_1$  is determined based on equation (12).

(1) Case 1:  $\Delta t_1=0$

$V_{gs}=V_{dd}$  at  $t=t_0$  so that  $I(t_0)$  resides on the  $I_{ds}-V_{ds}$  characteristic of Fig. 6. From the definition of the fixed delay,  $v_2(t_0)=0$  so that  $V_{ds}=V_{dd}$ , showing that  $i(t_0)=I_0$ . Accordingly,

$$V_1 = R_s I_0 \quad (13)$$

(2) Case :  $0 < \Delta t_1 \leq T_{slew} - t_0$

In this case, the transistor operates according to pattern 2 where the transition from region 1 to region 3 occurs. Therefore,

$$V_1 = E \quad (14)$$

(3) Case 3:  $\Delta t_1 = T_{slew} - t_0$

Under this condition, the transistor operates according to pattern 1 so that  $V_{gs} = V_{dd}$  at  $t = t_0 + \Delta t_1$ . Since  $0 < v_2(t_0 + \Delta t_1) < R_s I_1$ , the operating point resides at a position shown in Fig. 7. In this case,  $i(t_0 + \Delta t_1)$  is given by the following equation.

$$i(t_0 + \Delta t_1) = I_0 - \frac{v_2(t_0 + \Delta t_1)}{E - R_s I_1} (I_0 - I_1) \quad (15)$$

Using equation (5),  $v_2(t_0 + \Delta t_1)$  is given by the following equation.

$$v_2(t_0 + \Delta t_1) = \left\{ \Delta t_1 - \frac{z}{p_1 p_2} + \frac{p_1 - z}{p_1(p_1 - p_2)} \exp(-p_1 \Delta t_1) - \frac{p_2 - z}{p_2(p_1 - p_2)} \exp(-p_2 \Delta t_1) \right\} \frac{V_1}{\Delta t_1} \quad (16)$$

From the equations (12), (15) and (16),  $V_1$  is given by the following equation.

$$V_1 = \frac{R_s I_0}{1 - \frac{E - R_s I_0}{E - R_s I_1} \left\{ \Delta t_1 - \frac{z}{p_1 p_2} + \frac{p_1 - z}{p_1(p_1 - p_2)} \exp(-p_1 \Delta t_1) - \frac{p_2 - z}{p_2(p_1 - p_2)} \exp(-p_2 \Delta t_1) \right\} \frac{1}{\Delta t_1}} \quad (17)$$

### 3. Determination of $\Delta t_2$

In case 2, the transistor operates

according to pattern 2 so that  $\Delta t_2$  is equal to 0.  
In case 1 and case 3, the following equation holds  
at a boundary between region 2 and region 3.

$$5 \quad v_2(t_0 + \Delta t_1 + \Delta t_2) + R_{si}(t_0 + \Delta t_1 + \Delta t_2) = E \quad (18)$$

Region 2 is a saturation region where  $V_{gs} = V_{dd}$ . At  
the boundary between region 2 and region 3,  $i = I_1$ .  
For  $v_2(t_0 + \Delta t_1 + \Delta t_2)$ , equation (3) (for case 1) or  
10 equation (for case 3) is used similarly to the  
other processes for determination of the function  
information.

Therefore,  $\Delta t_2$  for case 1 or case 3  
satisfies

$$15 \quad v_2(t_0 + \Delta t_1 + \Delta t_2) + R_{si} I_1 = E \quad (19)$$

In case 1 or case 3, equation (19) has a solution  
at  $\Delta t_2 > 0$ .

20 A summary is given below how the  
function information is determined for different  
cases.

<Case 1>  $T_{slew} - t_0 \leq 0$

$$25 \quad \begin{aligned} \Delta t_1 &= 0 \\ V_1 &= R_{si} I_0 \\ \Delta t_2 &\text{ should satisfy} \\ v_2(t_0 + \Delta t_1 + \Delta t_2) + R_{si} I_1 &= E \end{aligned}$$

<Case 2>  $0 < \Delta t_1 \leq T_{slew} - t_0$ , where  $\Delta t_1$  is a solution to  
30 the equation below

$$\left\{ -\frac{z}{p_1 p_2} + \frac{p_1 - z}{p_1(p_1 - p_2)} \exp(-p_1 \Delta t_1) - \frac{p_2 - z}{p_2(p_1 - p_2)} \exp(-p_2 \Delta t_1) \right\} E$$

$$+ R_s I_1 \frac{\Delta t_1^3}{(T_{slew} - t_0)^2} = 0 \text{ を満たす } \Delta t_1$$

$$V_1 = E$$

$$\Delta t_2 = 0$$

(20)

<Case 3> when the first solution to the equation (20) is  $\Delta t_1 > T_{slew} - t_0$ .

$$\Delta t_1 = T_{slew} - t_0$$

$$V_1 = \frac{R_s I_0}{1 - \frac{E - R_s I_0}{E - R_s I_1} \left\{ \Delta t_1 - \frac{z}{p_1 p_2} + \frac{p_1 - z}{p_1(p_1 - p_2)} \exp(-p_1 \Delta t_1) - \frac{p_2 - z}{p_2(p_1 - p_2)} \exp(-p_2 \Delta t_1) \right\} \frac{1}{\Delta t_1}}$$

$$v_2(t_0 + \Delta t_1 + \Delta t_2) + R_s I_1 = E \text{ を満たす } \Delta t_2$$

(21)

- 5 The concept described above applies equally to the rising edge and the falling edge.

As described, according to the first embodiment, the power source is represented as two types of combinations of straight lines showing variation with time. Accordingly, the gradual decrease of current in the saturation region of the transistor is properly reflected so that the delay time is estimated in a precise manner.

## 15 Second Embodiment

The method of estimation described above applies to a single-stage cell configuration in which the input directly controls the gate of the output transistor. In a multi-stage cell configuration (for example, a driving cell) the

drain of the transistor having its input controlled controls the input of the next transistor so as to operate the output transistor.

The method of estimation for the single-cell configuration applies equally to the last stage of the multi-stage cell. Therefore, for the last stage, the same computation as performed for the single-cell is performed. In order to effect this computation, it is necessary to know the time to arrive at  $V_{th}$  and the value of  $T_{slew}$  for the input of the last stage of the internal node. A description will be given with reference to Fig. 8.

$V_{th\_n}$  denotes the threshold voltage of the NMOS transistor in the cell (inverter),  $V_{th\_p}$  denotes the threshold voltage of the PMOS transistor in the cell (inverter).  $T_{slewP}$  indicates the time required for the input waveform of the first stage cell to go from  $V_{th\_n}$  to the power source voltage  $V_{dd}$ .  $T_{slewN}$  indicates the time required for the output waveform of the first stage cell (input waveform of the last stage cell) to go from  $V_{th\_p}$  to the ground voltage  $0V$ .

The waveform of the first stage may be used to determine the time  $0$  and  $T_{slew}$  of the the corresponding cell. The reference time for computation of the last stage delayed with respect to the input to the cell. The delay time is denoted  $t_{mlt}$ .  $T_{slew}$  of the last stage is different from  $T_{slew_p}$ .

In the multi-stage cell, the delay time

is determined by adding the delay determined using Tslew to  $t_{mlt}$ . Therefore, in the multi-stage cell, the method for estimation of Tslew and  $T_{mlt}$  should be determined. Both Tslew and  $t_{mlt}$  are internal node values and, therefore, are not considered to be dependent on the load connected to the output Y. Accordingly, Tslew and  $t_{mlt}$  are functions of  $Tslew_p$ , specifying the waveform of the input A. The same approach employed to estimate the fixed delay of the single-stage cell is employed to estimate Tslew and  $t_{mlt}$ . That is, Tslew and  $t_{mlt}$  are considered to increase as  $Tslew_p$  increases. Accordingly, the internal delay of the multi-stage cell is given by

$$t_{mlt} = K_{1m} + K_{2m} Tslew_p^{\alpha_m} \quad (22)$$

Tslew internal to the multi-stage cell is given by

$$Tslew = K_{1t} + K_{2t} Tslew_p^{\alpha_t} \quad (23)$$

where  $K_{1m}$ ,  $K_{2m}$ ,  $\alpha_m$ ,  $K_{1t}$ ,  $K_{2t}$  and  $\alpha_t$  indicate delay parameters extracted before the estimation. These delay parameters are stored in the delay library.  $t_{mlt}$  and Tslew are determined by using the delay library.

In delay time estimation, computation of internal node values is either skipped or not skipped depending on whether the single-stage cell or the multi-stage cell is subject to estimation. An efficient approach is to provide the following conditions in equations (22) and (23) when the single-stage cell is under consideration so that



$t_{m1t}=0$  and  $T_{slew}=T_{slew_p}$ .

$$K_{1m}=K_{2m}=0, \alpha_m=1$$

$$K_{1t}=0, K_{2t}=\alpha_t=1$$

(24)

As described, accordingly to the second embodiment, a plurality of logic stages (CMOS logic gates) in a cell is divided into the last stage and the preceding stage(s). By estimating the waveform of the gate input at the last stage, the polygonal lines of the power source are estimated in a precise manner.

### Third Embodiment

A recording medium is provided that stores a computer program for executing a delay time estimation according to the first and second embodiments. When a computer reads the program from the medium and executes the same, the delay time estimation of the invention can be efficiently performed.

The present invention is not limited to the above-described embodiments, and variations and modifications may be made without departing from the scope of the present invention.